Skip to content
Snippets Groups Projects
Commit a7c33fea authored by Sandeep Mistry's avatar Sandeep Mistry Committed by Sandeep Mistry
Browse files

UART: manually handle IRQ if DRE + interrupts disabled or in higher priority ISR 

When write is called and TX buffer is full.
parent ee913a08
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment